http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No. II, August

ISSN: 2231-5152

## A NOVEL APPROACH TO OPTIMIZE POWER DISTRIBUTION NETWORK FOR EARLY PREDICTABILITY AND TO REDUCE TAT IN 45NM AND BELOW TECHNOLOGYNODE HIGH PERFROMANCE SOC DESIGN

Biswajit Patra, Research Scholar, Calcutta University Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay. Calcutta University

**Abstract**— Power integrity includes the study of impedance profile of power delivery network (PDN) and calculation of voltage noise. This paper demonstrates a block level analysis method to predict and control the static and dynamic voltage drop of a high performance block taking into considertion of on-chip interconnects with the package taking a 45nm chip design as a test case. This methodology helps to make design decisions in bump placements, decoupling strategy and package selection. It also aids in designing appropriate on-die current waveform for different blocks to analyze the worst-case voltage drop. This approcah helps to reduce the turn aroud time by  $\sim 60$  % and within  $\sim 10$ % accuracy level of full flat top levelanalysis.

Index Terms— PDN (power delivery network), IR drop (voltage drop), TAT (Turn around time), RDL (Re-distributed Layer)

### **INTRODUCTION**

Power integrity includes the study of impedance profile of power delivery network (PDN) and calculation of voltage noise. This paper demonstrates a block level analysis method to predict and control the static and dynamic IR drop with the package taking a 45nm chip design as a test case. This methodology helps to find the locations across the chip where exhibit high PDN impedance and make design decisions in pad placements, decoupling strategy, package decap selection and packageselection.

#### **Problem Statement**

The reliability of Power Distribution Network (PDN) is becoming significantly important in the modern low power and high performance Integrated Circuit (IC) designs. We need to integrate high performance core in our mobile platform to meet market demands. The market demands as high as 2GHZ of core to be part of mobile platform to support smart phone and high end applications. When we design the core we need to make sure we adopt correct decap strategy inside the core. We need to also sure we pick up optimal bump pitch, package decap and package

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No. II, August

ISSN: 2231-5152

for agivencost. This decision need to be taken much before we actually make the SOC integration.

### Solution

Traditionally we start the high performance core physical implementation much ahead of the top level.

In top level PDN analysis we plug in the high performance core data and try to optimize

- 1. Bumplocations
- 2. RDLroute
- 3. Package routes and decide on package decampstrategy.

This takes several iterations (Avg - 5) of simulations and we are not sure about PDN Q.O.R. We only get confidence about the PDN when product decision has already been taken and we are close totapeout.

The main idea of this paper is to mimic the top level PDN analysis in the block level analysis. If we can mimic the top level static /dynamic IR drop analysis in to block level analysis. We can reduce the run time as well as can avoid multiple iterations.

Some of the statistics for one of our complex SOC

- 1. Top level dynamic IR simulations run time 49hours
- 2. Top level static IR simulations run time 23 hours.
- 3. We took 6 weeks to optimize thePDN.
- 4. Turn around time for completing full set of simulations atleast oneweek.

High performance 1 Ghz block level analysis statistics

1. Top level dynamic IR simulations run time 6hours

2. Top level static IR simulations run time 3 hours.

We should take at most two weeks to optimize the design.

We have followed the same approach in optimizing PDN for couple of our inhouse design We developed this while one of our chip executions and helped us to optimize the PDN for next few chips almost seamlessly.

## **IMPLEMENTATION DETAILS**

We can start working on the high performance core much in advance and below steps may be followed

A) While assigning PG bumps we need to assign the PG bumps for the high performance core first.

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No. II, August

ISSN: 2231-5152

- B) We need to finish the RDL route for high performance core at digital dielevel.
- C) Extract the package parasitic for the high performance corefirst.
- D) From the top level floor plan we can create a hard macro part ion including RDL route and bump.

Now we can do PDN analysis of the hard macro portion including the package parasitic. The static and dynamic IR simulations of the hard macro part ion were done to optimize bump locations, package routing and deciding the package decamp.

The block level partion including RDL route and bumps may be done by Cadance Firt encounter or by any commercially available EDA tool.

In this experiment the RDL routing was done and bumps are placed as below (fig -1).



Top level high performance block View : The block is in FN orientation marked as white line .

We created one block portion using Cadance utility. We may follow below cadance steps in FE . However we may use any other EDA tool as well.

Hack theleft viewof theHMused at top levelall.lefasbelow (-Allistaken astest case)
 NAMESCASESENSITIVE ON;
 BUSBITCHARS "[]";

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No. II, August

ISSN: 2231-5152

```
DIVIDERCHAR "/";
UNITS
DATABASE MICRONS 1000;
ENDUNITS
MACRO A
CLASS BLOCK BLACKBOX;
SIZE 1953.0000 BY 2419.4800;
ORIGIN 00;
END A
END LIBRARY
2 Copy the all.lef file as all.lef.hacked and use this file as FE conf file and follow belowsteps
. This will dump aRDLdef in -Alldir
//////// FE tcl //////////
loadconf conf.nh hacked
specifyBlackBox -cell A
loadplant design.fp
definePartition -hinst A \setminus
     -coreSpacing 0.0 0.0 0.0 0.0 -railWidth 0.0 -minPitchLeft 2 -minPitchRight 2 -
minPitchTop 2 -minPitchBottom 2 \
     -reservedLayer {1234567}-pinLayerTop{357}-pinLayerLeft{246}-
pinLayerBottom { 3 5 7 } -pinLayerRight { 2 4 6 }
    -placementHalo 0.0 0.0 0.0 0.0 -routingHalo 0.0 -routingHaloTopLayer 7 -
routingHaloBottomLayer 1
    partition -stripStayOnTop A
    savePartition -defA
Open the RDL def and change the top level design name :
    # the partition RDL DEF looks like below One ...
    VERSION 5.7;
    DIVIDERCHAR "/";
    BUSBITCHARS "[]";
    DESIGN A :
    UNITS DISTANCE MICRONS 1000;
    - - - -
    # the modified partition RDL DEF looks like below One ...
    # created by First Encounter v07.10-s140_1 on Thu Aug 6 13:26:55
    #
    VERSION 5.7;
    DIVIDERCHAR "/" :
    BUSBITCHARS "[]";
    DESIGN A_rdl;
    UNITS DISTANCE MICRONS 1000 ;
```

(IJAER) 2011, Vol. No. 2, Issue No. II, August

We need to use the modified DEF as RDL DEF

We can create a package model taking only the package parasitic (R/L/C) values of package pin to bump over the high performance hardmacro.

A simple perl script was used to do this and we may also use redhawk utility as well. The complete full chip level static and dynamic

IR analysis is done to compare the static /dynamic IR simulations results of hard macro part ion including the package parasitic. The results are within 10 % range.

### Results

The above approach was used in two high performance core namely A (1GHZ) and B (1.3 GHZ).

Case1: 1 GH block (A)

	Static IR drop	Static IR drop	Dynamic IR drop	Dynamic IR drop
	without package	with neckogo	out package model	with neckage
	without package	with package	out package model	with package
	model (mV)	model (mV)	(mV)	model (mV)
Block level part ion	7	22	56	135
simulation				
AT full chip level	6.2	26	50	127
simulation				

Table 1 : Block level and Top level IR analysis comparisons

Case1: 1.3 GHz block(B)

	Static	IR	drop	Static	IR	drop	Dynami	ic IR drop	Dynam	ic IR drop
	with ou	itpa <mark>c</mark>	kage	with	pa	ckage	out	package	with	package
	model	(mV)	)	model	(mV	)	model (	mV)	model(	mV)
Block level part ion	9.2			20			54.8		80	
simulation		)								
AT full chip level	8			18			50		75	
simulation										

Table 2: Block level and Top level IR analysis comparisons

# **International Journal of Advances in Engineering Research**

http://www.ijaer.com/

ISSN: 2231-5152

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No. II, August

ISSN: 2231-5152

Average Turn around Time reduction statistics:

	One set of simulations run time	Total Turn around Time	
Block	23	2 Weeks	
Тор	49	6 Weeks	

Table 3: Run time Statistics

Using this approach we can estimate the PDN performances atleast by one month in advance before tapeout and reduce each simulation cycle time by 66 % and Q.O.R within 10 % variations.

## SILCON CORELATIONS:

Production screen test results using worst power vector patters are as below.

	Worst power vector								
VARC	MIN (Fr	eq MHZ)	AVG (Fr	eq MHZ)	MAX (Freq MH)				
	Without using this	After using this	Without using this	After using this	Without using this	After using this			
	approach	Approach	approach	Approach	approach	Approach			
0.99	955.000	1035.000	1006.474	1085.000	1105.000	1125.000			
1.1	1175.000	1315.000	1234.295	1364.433	1345.000	1410.000			
1.2	1370.000	1510.000	1440.577	1567.784	1555.000	1615.000			
1.25	1500.000	1610.000	1577.770	1678.776	1700.000	1735.000			

### **Table 4: Production screen test results**

The above table (Table 4) captures the min/avg/max frequency achieved at different voltage values. This is evident from above results that after using this approach we may get better silicon performances.

http://www.ijaer.com/

(IJAER) 2011, Vol. No. 2, Issue No. II, August

ISSN: 2231-5152

The below table capture the silicon measurements dynamic IR drop numbers measured at package pin while running worst power vectors at 998 MHz /1.2 Gh and 1.5 GHz /

## VI results on high performance core (1.3 GHZ):

	998 Mz	1.2Ghz	1.5
dynamic IR drop	32 mV	35mV	40mV

## Table 5: VI results.

The Table 5 indicates the package decap used in the test case for high performance block was the optimal one as no significant variations in voltage dip was seen when frequency increases from 998 Mhz to 1.5 Ghz.

## **CONCLUSION:**

In this paper block level static and dynamic IR simulations are carried out to mimic the full chip level simulations. This approach may be used to decide the high performance block locations at full chip level, optimize the RDL route, bump pitch used, package route and package decap usages irrespective of complete full flat analysis. This helps to predict the PDN analysis much before tape out and help to optimize the PDN performances. The block level simulations are within 10 % of full chip analysis and this is really encouraging.

## REFERENCES

- Block level analysis ofchip and system level resonances— Jason Chen,BiswajitPatra, Sorin Dobre ... DesignCon2010
- 2 M. E. Kowalski and R. Codd, "Co-simulation of IC, Package and PCB Power Delivery Networks in Ultra-Low Voltage Power Rail Designs," 2007 Electronic Components and Technology Conference, pp.798-803.
- Novak, Power distribution Network Design Methodologies, IEC,2008.
- 4 J. Hong and M. J. Lancaster, "Couplings of Microstrip Square Open-Loop Resonators for Cross-Coupled Planar Microwave Filters," IEEE Transactions on Microwave and Techniques, Vol. 44, No. 12, Dec. 1996, pp.2099-2109.